Abstract-This paper is to the assembly and fabrication for typical nano device-SWCNT FET for example, facing the largescale assembly and fabrication for nano devices, and carrying out the experimenal research. Assembly method of SWCNTs FET is by floating potential and dielectrophoresis principle. Six hundred devices were assembled less than per square centimeter. The experimental results showed that large-scale assembly was realized, and the success rate of ideal assembly for SWCNTs FET is achieved.
INTRODUCTION
Single-walled carbon nanotube (SWCNT) is being studied for its interesting electrical properties for applications in electronics [1] . Single-walled carbon nanotube is not only the perfect substitute of the silicon-based materials microelectronics devices, but also can greatly improve the function of many chemical and physical properties of the devices [2] . And therefore, study on SWCNT nano electronic device technology has become one of the international science and technology hot frontiers [3] .
At present, study on SWCNT-based nano devices has some methods, such as atomic force microscope (AFM) control, optical tweezers, conventional dielectrophoresis (DEP) and so on [4] . However, the methods are only applicable to a single device assembly, so the efficiency is low, poor reliability and high cost. What's more, the biggest problems facing the nano device is effective commercialization of SWCNT electronics [5] . The large-scale assembly of nano devices is the basic way to solve the above problems. For the present moment, some large-scale assembly methods of nano devices are made. For example, SWCNTs have been directionally grown on the substrate. But, the method may bring other undesired materials when SWCNT grows [7~9]. The blown bubble films method of SWCNT can also realize the large-scale assembly of nano devices, and yet, the method may corrode SWCNT [10] .
It is well known that SWCNT field effect transistor (SWCNT FET) as the most basic function constitute unit, has the extremely important position [11] . SWCNT FET can outperform the most of Si-MOSFET at the same ON-OFF ratio [12~13] . With the research foundation of SWCNT FET, the large-scale assembly of SWCNT nano devices is carried out [14~15].
It was possible to high density assembly of SWCNT FET devices by floating potential and dielectrophoresis method in the paper. The experimental results showed that the method could meet the goals of large-scale assembly. SWCNT FET would facilitate large-scale fabrication of SWCNT-based integrate circuits and other nanoelectronic devices.
II. EXPERIMENTAL MATERIALS AND SYSTEM

A. Materials
SWCNTs, whose average diameter is 1-2.5nm, and length is 1-10 m, are synthesized by chemical vapor deposition (CVD).
The six hundred pairs of electrodes less than per square centimeter with a 1 m wide gap are made by lithography. The thickness of SiO 2 oxide layer is 400 nm.
B. Experimental system
The experimental system for large-scale assembly of SWCNT FET is as shown in fig.1 .
First, SWCNTs are disposed by the mixed acid reflux processing for wiping off metal catalysts. Second step, SWCNTs are prepared by the way of the ultrasonication and the density gradient centrifugation. Third step, the large-scale assembly of SWCNT FET is by floating potential and DEP method. Next step, assembled chip was rinsed in deionized water to remove the remains of sodium dodecyl sulfate. The chip was put into the drying oven to anneal. Last step, the result of assembly was observed by AFM. The platform of the floating potential and DEP for electrodes assembly is as shown in fig.2 . Fig.3 shows a schematic of the electrode arrangement of conventional DEP and floating potential and DEP. The alternating electric field is exerted on the source electrode and the drain by the conventional DEP, while exerted on the source and the gate electrode, and the drain electrode is not applied at this time. When a frequency is applied to very high (at least 1MHz), the voltage of the drain electrode is almost same as gate electrode because of the capacitive coupling. That is to say, the source electrode and the drain electrode are applied to the alternating electric field in fact. When a frequency is very large, the capacitance between the drain and the gate can be reduced, which do not affect the impedance between the drain and the gate too big. However, the capacitance reducing can be realized through the area of the drain is reduced. What's more, the area reducing of the drain will bring the improvement of the level of integration devices. 
C. Floating potential electrode design
D. SWCNTs suspension preparation
Firstly, pure SWCNTs solution was obtained after treatment as follows. 0.1% Raw SWCNTs were dispersed in an aqueous solution of 1% sodium dodecyl sulfate via ultrasonication. The upper 50% solution was removed after ultracentrifugation at 3000g for 2h. The remaining lower solution 50% of SWCNTs was held on at 30000g for 2h. Then the upper 50% solution was obtained which was the pure SWCNTs solution.
E. Large-scale assembly of SWCNT FET
The alternating current (AC) voltage was applied on the floating potential and DEP probe with frequency 2MH z and peak-to-peak voltage 10V, which generated DEP force to actuate and assemble SWCNT at the microelectrode gap. The DEP duration time was about 10s, and the duration time will affect the number of SWCNTs assembled at the gap.
Specially, two probes touched the source and the gate respectively, while the conventional DEP method is the source and the drain.
F. The posttreatment of SWCNT FET
The chip was treated with deionized water to move the remains of sodium dodecyl sulfate. The chip was inclined 30 degree downwards to put into deionized water slowly. Rinsing time was about 20s. The rinsing treatment process was shown in Fig. 4 . The chip was put into the oven heated to 120 degrees, and 30 minutes, so that the water left in the chip was evaporated. 
G. AFM scanning observation
The images of SWCNT FET are implemented by Dimension 3100 AFM from Veeco company of United States. Note here that as the scan size of the AFM system is 90um*90um*7um, which is relatively large at the nanometer scale, the effective signal is at the same scale of background noise when object less than 1 nm is imaged, thus parameters, such as setting point, vibration frequency, proportional gain and integer gain, have to be continually adjusted for obtaining image with acceptable resolution, and even thus the resolution of the scanned image is still deteriorated.
III. RESULT AND DISCUSSION
Because of AFM scanning range and accuracy, a set of 10 consecutive electrode pairs can not be appeared in an image. There are about 45% single SWCNTs assembled, and about 30% several SWCNTs assembled on a chip. The condition may be some SWCNTs agglomeration again when SWCNTs FET devices assemble by floating potential and DEP. There are about 15% multiple-walled carbon nanotubes assembled. About 10% devices are not assembled because SWCNTs deposited there are too short, or the devices are polluted outside. Above results can stand for a density of six hundred SWCNT FETs less than per square centimeter.
IV. CONCLUSIONS
In the paper, large-scale assembly and fabrication method of SWCNT FETs is studied. The state-of-the-art SWCNT FET structures optimized for floating potential and DEP, and high frequency performance is far from optimized. We turn the drain electrode into the floating electrode in order to reduce the area of the drain, so that we improve the levels of integration of chip. About 90% CNT FETs are assembled on six hundred pairs of a chip by the floating potential and DEP method.
The experimental results show that the large-scale SWCNT-based nano devices can be fabricated on a lab. The method can provide a technology for nano devices from lab to market.
